529 Rec'd PCT/PTO 23 JUN 2000

(1390 REV. 5-93) US DEPT. OF COMMERCE PATENT & TRADEMARK OFFICE

ATTORNEY'S DOCKET NUMBER
106386

TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. 371

U.S. APPLICATION NO.
(if known, sec 37 C.F.R.1.5)

09/582351

INTERNATIONAL APPLICATION NO.	INTERNATIONAL FILING DATE	PRIORITY DATE CLAIMED
PCT/JP99/05967	October 28, 1999	October 30, 1998

TITLE OF INVENTION
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE THEREOF, CIRCUIT BOARD, AND ELECTRONIC INSTRUMENT

APPLICANT(S) FOR DO/EO/US
Toshiyuki NAKAYAMA

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. ☒ This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.

2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.

3. ☒ This express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(1).

4. ☐ A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.

5. ☒ A copy of the International Application as filed (35 U.S.C. 371(c)(2))
   a. ☐ is transmitted herewith (required only if not transmitted by the International Bureau).
   b. ☒ has been transmitted by the International Bureau.
   c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US)

6. ☒ A translation of the International Application into English (35 U.S.C. 371(c)(2)).

7. ☐ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))
   a. ☐ are transmitted herewith (required only if not transmitted by the International Bureau).
   b. ☐ have been transmitted by the International Bureau.
   c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
   d. ☐ have not been made and will not be made.

8. ☐ A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).

9. ☐ An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).

10. ☐ A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371 (c)(5)).

Items 11. to 16. below concern other document(s) or information included:

11. ☒ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.

12. ☐ An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.

13. ☒ A FIRST preliminary amendment.

    ☐ A SECOND or SUBSEQUENT preliminary amendment.

14. ☐ A substitute specification.

15. ☐ A small entity statement.

16. ☐ Other items or information:

430 Rec'd PCT/PTO 23 JUN 2000

U.S. APPLICATION NO. (if known, see 37 C.F.R. 1.5) 09/582351	INTERNATIONAL APPLICATION NO. PCT/JP99/05967	ATTORNEY'S DOCKET NUMBER 106386

17. ☐ The following fees are submitted:	CALCULATIONS	PTO USE ONLY
Basic National fee (37 CFR 1.492(a)(1)-(5)):		
Search Report has been prepared by the EPO or JPO.....$840.00		
International preliminary examination fee paid to USPTO (37 CFR1.482).....$670.00		
No international preliminary examination fee paid to USPTO (37 CFR 1.482) but international search fee paid to USPTO (37 CFR 1.445(a)(2)).....$690.00		
Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO.....$970.00		
International preliminary examination fee paid to USPTO (37 CFR 1.482) and all claims satisfied provisions of PCT Article 33(2)-(4).....$ 96.00		
ENTER APPROPRIATE BASIC FEE AMOUNT =	$840	
Surcharge of $130.00 for furnishing the oath or declaration later than ☐ 20 ☐ 30 months from the earliest claimed priority date (37 CFR 1.492(e)).	$	

Claims	Number Filed	Number Extra	Rate		
Total Claims	22 - 20 =	2	X $ 18.00	$36	
Independent Claims	2 - 3 =	0	X $ 78.00	$	
Multiple dependent claim(s)(if applicable)			+ $260.00	$	
TOTAL OF ABOVE CALCULATIONS =				$876	
Reduction by 1/2 for filing by small entity, if applicable. Verified Small Entity Statement must also be filed. (Note 37 CFR 1.9, 1.27, 1.28). -				$	
SUBTOTAL =				$876	
Processing fee of $130.00 for furnishing the English translation later than ☐ 20 ☐ 30 month from the earliest claimed priority date (37 CFR 1.492(f)). +				$	
TOTAL NATIONAL FEE =				$876	
				Amount to be refunded	$
				Charged	$

a. ☒ Check No. 109679 in the amount of $876 to cover the above fees is enclosed.
b. ☐ Please charge my Deposit Account No. _____ in the amount of $_____ to cover the above fees. A duplicate copy of this sheet is enclosed.
c. ☒ The Director is hereby authorized to charge any additional fees which may be required, or credit any overpayment, to Deposit Account No. 15-0461. A duplicate copy of this sheet is enclosed.

NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO:
OLIFF & BERRIDGE, PLC
P.O. Box 19928
Alexandria, Virginia 22320

JAO:TJP/emb

NAME: James A. Oliff
REGISTRATION NUMBER: 27,075

NAME: Thomas J. Pardini
REGISTRATION NUMBER: 30,411

430 Rec'd PCT/PTO 23 JUN 2000

U.S. APPLICATION NO. (if known, see 37 C.F.R. 1.5)	INTERNATIONAL APPLICATION NO.	ATTORNEY'S DOCKET NUMBER
09/582351	PCT/JP99/05967	106386

17. ☐ The following fees are submitted:	CALCULATIONS	PTO USE ONLY
Basic National fee (37 CFR 1.492(a)(1)-(5)):		
Search Report has been prepared by the EPO or JPO.....$840.00		
International preliminary examination fee paid to USPTO (37 CFR1.482).....$670.00		
No international preliminary examination fee paid to USPTO (37 CFR 1.482) but international search fee paid to USPTO (37 CFR 1.445(a)(2)).....$690.00		
Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO.....$970.00		
International preliminary examination fee paid to USPTO (37 CFR 1.482) and all claims satisfied provisions of PCT Article 33(2)-(4).....$ 96.00		
ENTER APPROPRIATE BASIC FEE AMOUNT =	$840	
Surcharge of $130.00 for furnishing the oath or declaration later than ☐ 20 ☐ 30 months from the earliest claimed priority date (37 CFR 1.492(e)).	$	

Claims	Number Filed	Number Extra	Rate		
Total Claims	22 - 20 =	2	X $ 18.00	$36	
Independent Claims	2 - 3 =	0	X $ 78.00	$	
Multiple dependent claim(s)(if applicable)			+ $260.00	$	
TOTAL OF ABOVE CALCULATIONS =				$876	
Reduction by 1/2 for filing by small entity, if applicable. Verified Small Entity Statement must also be filed. (Note 37 CFR 1.9, 1.27, 1.28). -				$	
SUBTOTAL =				$876	
Processing fee of $130.00 for furnishing the English translation later than ☐ 20 ☐ 30 month from the earliest claimed priority date (37 CFR 1.492(f)). +				$	
TOTAL NATIONAL FEE =				$876	
				Amount to be refunded	$
				Charged	$

a. ☒ Check No. 109679 in the amount of $876 to cover the above fees is enclosed.
b. ☐ Please charge my Deposit Account No. _____ in the amount of $_____ to cover the above fees. A duplicate copy of this sheet is enclosed.
c. ☒ The Director is hereby authorized to charge any additional fees which may be required, or credit any overpayment, to Deposit Account No. 15-0461. A duplicate copy of this sheet is enclosed.

NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO:
OLIFF & BERRIDGE, PLC
P.O. Box 19928
Alexandria, Virginia 22320

JAO:TJP/emb

NAME: James A. Oliff
REGISTRATION NUMBER: 27,075

NAME: Thomas J. Pardini
REGISTRATION NUMBER: 30,411

(1390 Rev.8-93)

PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of

Toshiyuki NAKAYAMA

Application No.: U.S. National Stage of
PCT/JP99/05967

Filed: June 23, 2000 Docket No.: 106386

For: SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE THEREOF, CIRCUIT BOARD, AND ELECTRONIC INSTRUMENT

PRELIMINARY AMENDMENT

Director of the U.S. Patent and Trademark Office
Washington, D. C. 20231

Madam:

Prior to initial examination, please amend the above-identified application as follows:

IN THE SPECIFICATION:

Please amend the specification as follows:

Page 12, line 11, change "14" to --12--.

Page 18, line 17, change "40" to --44--.

IN THE CLAIMS:

Please amend claims 7-11 and 16-22 as follows:

Claim 7, line 2, change "any of claims 1 to 6" to--claim 1--.

Claim 8, line 2, change "any of claims 1 to 6" to--claim 1--.

Claim 9, line 2, change "any of claims 1 to 6" to--claim 1--.

Claim 10, line 2, change "any of claims 1 to 6" to--claim 1--.

Claim 11, line 2, change "any of claims 1 to 6" to--claim 1--.

Claim 16, lines 1 and 2, change "any of claims 12 to 15" to--claim 12--.

Claim 17, lines 1 and 2, change "any of claims 12 to 15" to--claim 12--.

Claim 18, lines 1 and 2, change "any of claims 12 to 15" to--claim 12--.

Claim 19, lines 1 and 2, change "any of claims 12 to 15" to--claim 12--.

Claim 20, line 1, delete "method of manufacture of a"

line 2, change "any of claims 12 to 15" to--claim 12--.

Claim 21, line 2, change "any of claims 12 to 15" to--claim 12--.

Claim 22, line 2, change "any of claims 12 to 15" to--claim 12--.

REMARKS

Claims 1-22 are pending. By this Preliminary Amendment, claims 7-11 and 16-22 are amended to eliminate multiple dependencies. Prompt and favorable examination on the merits is respectfully solicited.

Respectfully submitted,

James A. Oliff
Registration No. 27,075

Thomas J. Pardini
Registration No. 30,411

JAO:TJP/emb

OLIFF & BERRIDGE, PLC
P.O. Box 19928
Alexandria, Virginia 22320
Telephone: (703) 836-6400

SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE THEREOF, CIRCUIT BOARD, AND ELECTRONIC INSTRUMENT

TECHNICAL FIELD

The present invention relates to a semiconductor device and method of manufacture thereof, to a circuit board, and to an electronic instrument.

BACKGROUND ART

The method of using an anisotropic conductive film for electrical connection between substrates is well known. Japanese Patent Application Laid-Open No. 4-317347 describes the bonding of a semiconductor chip and substrate in which this method is applied to flip-chip bonding.

A resin-based adhesive such as an anisotropic conductive film has high adhesion with the substrate, and therefore the adhesive itself has poor flowability, as a result of which holes and voids tend to form in and around the position of mounting an IC. Holes and voids act as gathering places for moisture, and thus have an adverse effect on reliability.

The present invention solves this problem, and has as its objective the provision of a semiconductor device and method of manufacture thereof, a circuit board, and an electronic instrument, such that holes and voids do not occur in and around the position of mounting an IC.

DISCLOSURE OF THE INVENTION

(1) The method of manufacture of a semiconductor device of the present invention comprises the steps of:

providing an adhesive between a surface of a semiconductor chip having a plurality of electrodes on which the electrodes are provided and a surface of a substrate having a plurality of leads formed on which the leads are formed;

positioning at least one of the plurality of electrodes to oppose at least one of the plurality of leads; and

applying pressure in a direction such as to make the gap between the semiconductor chip and the substrate narrower;

wherein on the surface of the substrate on which the leads are formed, in a region being at least part of a region of adherence of the semiconductor chip, a film is formed with a lower adhesion to the adhesive than a base material of the substrate.

According to the present invention, since the semiconductor chip and substrate are adhered by the adhesive, bonding of the two is achieved simply, and moreover, a strong fixing of the two (semiconductor chip and substrate) is possible to ensure the electrical connection of the electrodes and leads. On the substrate, in a region including at least a part of the region to which the semiconductor chip is adhered, a film is formed

which has a lower adhesion with the adhesive than the base material of the substrate. Therefore, on this film surface, holes and voids become more easily dispersed, and are reduced in size to a tolerable level, whereby a semiconductor device of high reliability can be manufactured.

(2) In this method of manufacture of a semiconductor device, the adhesive may be formed of an anisotropic conductive material having conductive particles dispersed in an insulating material.

By means of this, the electrodes and leads can be electrically connected by the conductive particles, and the electrical connection can be carried out simultaneously with (that is, in the same operation as) the adhesion of the semiconductor chip and the substrate.

(3) In this method of manufacture of a semiconductor device, the leads and the film may be formed by etching a conductive foil adhered to the base material of the substrate.

By doing this, the leads and film can be formed simply in a small number of steps.

(4) In this method of manufacture, a conductive foil used when forming the leads may also be used to form the film.

(5) In this method of manufacture of a semiconductor device, the film may be formed simultaneously with the leads.

(6) In this method of manufacture of a semiconductor device, the electrodes may be provided on an extremity of the surface of the semiconductor chip, and the film may be formed in a region opposing a central part of the surface of the semiconductor chip.

By means of this, since the film with a low adhesion with the adhesive is formed in the central part in which holes and voids tend to form, a large benefit is obtained.

(7) In this method of manufacture of a semiconductor device, the film may be formed to spread two-dimensionally, with at least one opening exposing a surface of the substrate.

By doing this, since the surface of the substrate is exposed in the opening, in this portion the adhesion of the adhesive is increased, and the adhesive force between the semiconductor chip and the substrate is increased.

(8) In this method of manufacture of a semiconductor device, the film may be formed to project outside a region in which the semiconductor chip is adhered.

By doing this, holes and voids can easily escape to the exterior by passing over the portion of the film projecting outside the semiconductor chip.

(9) In this method of manufacture of a semiconductor device, the film may be formed to be symmetrical about a center point of the region in which the semiconductor chip is adhered.

By means of this, an adhesion force symmetrical with

respect to the semiconductor chip can be applied. Here by the term "symmetrical adhesion force" is meant a balanced state, or a state with no unevenness.

(10) In this method of manufacture of a semiconductor device, the film may be formed to avoid at least one of the leads.

(11) In this method of manufacture of a semiconductor device, a part of the film may be formed in a position overlying the electrodes.

Then the film and electrodes may be electrically bonded.

(12) A semiconductor device of the present invention comprises:

a semiconductor chip having a plurality of electrodes;

a substrate on which is formed a plurality of leads; and

an adhesive provided between a surface of the semiconductor chip on which the electrodes are formed and a surface of the substrate on which the leads are formed, and adhering the semiconductor chip and the substrate,

wherein at least one of the plurality of electrodes and at least one of the plurality of leads are electrically connected; and

wherein on the substrate in a region including at least a part of the region opposing the semiconductor chip, a film is formed with a lower adhesion to the adhesive than

a base material of the substrate.

According to the present invention, the semiconductor chip and substrate are adhered by the adhesive, and the electrical connection between the electrodes and leads is achieved. On the substrate, in a region including at least a part of the region opposing the semiconductor chip, a film is formed, having a lower adhesion with the adhesive than the base material of the substrate. Therefore, on this film surface, holes and voids become more easily dispersed, and are reduced in size to a tolerable level, whereby the reliability is increased.

(13) In this semiconductor device, the adhesive may be formed of an anisotropic conductive material having conductive particles dispersed in an insulating material.

By means of this, the electrodes and leads can be electrically connected by the conductive particles, and the electrical connection can be achieved with the adhesion of the semiconductor chip and the substrate.

(14) In this semiconductor device, the leads and the film may be formed of the same electrically conductive material.

By doing this, the leads and film can be formed simply in a small number of steps.

(15) In this semiconductor device, the electrodes may be provided at an extremity of the surface of the semiconductor chip, and the film may be formed in a region opposing a central part of the surface of the semiconductor

chip.

By means of this, since the film with a low adhesion with the adhesive is formed in the central part in which holes and voids tend to form, a large benefit is obtained.

(16) In this semiconductor device, the film may be formed to spread two-dimensionally, with at least one opening exposing a surface of the substrate.

By doing this, since the surface of the substrate is exposed in the opening, in this portion the adhesion of the adhesive is increased, and the adhesive force between the semiconductor chip and the substrate is increased.

(17) In this semiconductor device, the film may be formed to project outside a region in which the semiconductor chip is adhered.

By doing this, holes and voids can easily escape to the exterior by passing over the portion of the film projecting outside the semiconductor chip.

(18) In this semiconductor device, the film may be formed to be symmetrical about a center point of a region in which the semiconductor chip is adhered.

By means of this, an adhesion force symmetrical with respect to the semiconductor chip can be applied.

(19) In this semiconductor device, the film may be formed to avoid at least one of the leads.

(20) In this semiconductor device, a part of the film may be formed in a position overlying the electrodes.

Then the film and electrodes may be bonded.

(21) On a circuit board of the present invention, the above semiconductor device is mounted.

(22) An electronic instrument of the present invention has the above semiconductor device.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 shows a first embodiment of the semiconductor device according to the present invention.

Fig. 2 shows the substrate of the first embodiment of the semiconductor device according to the present invention.

Fig. 3 shows a second embodiment of the semiconductor device according to the present invention.

Fig. 4 shows the substrate of the second embodiment of the semiconductor device according to the present invention.

Fig. 5 shows a third embodiment of the semiconductor device according to the present invention.

Fig. 6 shows the substrate of the fourth embodiment of the semiconductor device according to the present invention.

Fig. 7 shows a circuit board on which is mounted a fifth embodiment of the semiconductor device.

Fig. 8 shows an electronic instrument equipped with a sixth embodiment of the semiconductor device.

Fig. 9 shows an electronic instrument equipped with a seventh embodiment of the semiconductor device.

Fig. 10 shows details of the seventh embodiment of

the semiconductor device.

BEST MODE FOR CARRYING OUT THE INVENTION

The present invention is now described in terms of a number of preferred embodiments, with reference to the drawings, but the present invention is not restricted to these embodiments.

First Embodiment

Fig. 1 shows a first embodiment of the semiconductor device to which the present invention is applied, and Fig. 2 shows the substrate used in the semiconductor device shown in Fig. 1. This embodiment of the semiconductor device includes a substrate 10, a semiconductor chip 20, and an adhesive 30. The substrate 10 includes a base material, an interconnect pattern formed on the base material, and a film 14 described hereinbelow.

In Figs. 1 and 2, a part of the substrate 10 is shown cut away, and the overall shape thereof is not particularly restricted, and may be rectangular, polygonal, or a combination of a number of rectangles. The thickness of the base material of the substrate 10 is commonly determined by the material thereof, but this is also not restricted. The base material of the substrate 10 may be an organic or inorganic material, or may equally be a composite of the two. As a base material of the substrate 10 formed of an organic material may be cited, for example, a flexible

substrate formed of a polyimide resin. As a base material of the substrate 10 formed of an inorganic material may be cited, for example, a ceramic substrate or glass substrate. As a composite construction of organic and inorganic materials may be cited, for example, a glass epoxy substrate.

On the base material of the substrate 10 is formed an interconnect pattern including a plurality of leads 12. On a part of the leads 12 (for example, an end part), if necessary, may be formed lands being wider than the leads 12, for the purpose of bonding the semiconductor chip 20 with electrodes 22. The spacing between adjacent leads 12 is preferably at least 30 μm. The leads 12 may be formed at a pitch of about 70 μm. It should be noted that in Fig. 2, only those of the leads 12 connected to the electrodes 22 of the semiconductor chip 20 or close to the position thereof are shown, but these leads 12 may be further extended and used as interconnects for external connection, or may be connected to electronic components.

The leads 12 are formed on one surface of the base material of the substrate 10, so as to avoid a part (for example, a central part). For example, a plurality of leads 12 are formed to surround a partial region (the rectangular region in the example shown in Fig. 2) of the base material of the substrate 10. In this case, the leads 12 may be formed at the extremity of the base material of the substrate 10, and leads 12 not formed in the central part.

Of the plurality of leads 12, a group of leads 12 may be formed parallel facing in a single direction. The plurality of leads 12 may be arranged to be parallel aligned in respective of a plurality of directions. In this case, the plurality of leads 12 are divided into a plurality of groups of leads 12 aligned in a plurality of directions. It should be noted that the leads 12, in addition to being formed on one surface of the base material of the substrate 10, may also be formed on the other surface.

The leads 12 are formed of an electrically conductive material. As an electrically conductive material may be cited a metal. For example, the leads 12 can be formed by plating the surface of copper with gold or tin. Alternatively, the leads 12 may be formed of gold.

In the present invention, a three-layer substrate may be used, in which the leads 12 are attached to the base material of the substrate 10 with an interposed adhesive. Alternatively, the leads 12 can be formed by forming an electrically conductive film of copper or the like on the substrate by sputtering or the like, and then etching this. In this case, the leads 12 are directly formed on the base material of the substrate 10, in a two-layer substrate with no interposed adhesive. Or an additive method can be applied in which the leads 12 are formed by plating. Alternatively, a built-up substrate of multilayer construction can be used, in which an interconnect pattern is laminated to include an insulating resin and the leads

12, or a multilayer substrate in which a plurality of substrates are laminated.

On the surface of the base material of the substrate 10, the film 14 is formed. The film 14 preferably has lower adhesion with the adhesive 30 than with the surface of the base material of the substrate 10. The film 14 is formed to avoid at least one or all of the leads 12. The film 14 is formed so as not to contact at least one or all of the leads 12. Of the plurality of leads 12, not all but at least one may contact the film 14. For example, by contacting leads 14 to be connected to ground potential (GND potential) with the film 14 so as to be electrically conductive, the whole of the film 14 may be at ground potential (GND potential). In this case, since the film 14 which is larger than the leads 14 is at ground potential (GND potential), sudden variations in the potential thereof can be absorbed. Also, the potential of the semiconductor chip 20 itself is stabilized.

When the leads 12 are formed to avoid a part (for example the central part) of the surface of the base material of the substrate 10, in the portion avoided by the leads 12 (for example the central part), the film 14 can be formed. The form of the film 14 may be any of a rectangle, a polygon, or a combination of a plurality of rectangles.

The film 14 is formed in a region opposing the surface of the semiconductor chip 20 on which the

electrodes 22 are formed. The film 14 is formed in a region including at least a part of the region contacted by the semiconductor chip 20. In more detail, the film 14 in its entirety, a part thereof, or at least a part thereof, and the surface of the semiconductor chip 20 on which the electrodes 22 are formed overlap in plan view. For example, the film 14 may be formed within the limits of the surface of the semiconductor chip 20 on which the electrodes 22 are formed (within the projection region of the surface on which the electrodes 22 are formed), and a part of the film 14 may project outside that region. If it is projecting, bubbles forming within the adhesive 30 are easily dispersed on the film 14 and released to the exterior.

The film 14 may be formed in such a shape as to avoid the electrodes 22 of the semiconductor chip 20. Alternatively, it may be formed to overlap a group of the plurality of electrodes 22 (being at least one and excluding the case of the totality) and make contact. In this case, since the film 14 has a larger area than the leads 12, the relative positioning of the electrodes 22 and film 14 is easy.

In the example shown in Fig. 2, the film 14 is formed within a region (for example a rectangular region) surrounded by the plurality of leads 12. The film 14 is formed in a position including the center point of the region of adhesion of the semiconductor chip 20. In particular, seen from this center point, the film 14 is

preferably formed in a form with symmetry (point symmetry or line symmetry about a line through the point). By this means, a symmetrical adhesion force is applied to the semiconductor chip 20. The outer periphery of the film 14 and the edge of the leads 12 are preferably formed so as to leave as large a gap as possible, and are preferably formed to leave a gap of at least about 25 μm to 50 μm, and if there is leeway, more.

The film 14 can be made of an electrically conductive material. As an electrically conductive material may be cited a metal. For example, the film 14 can be formed with gold or tin plating over the whole surface of copper. Alternatively, the film 14 can be formed of gold. The metal commonly has a lower adhesion with the adhesive 30 than the surface of the base material of the substrate 10.

On the above described substrate 10 the semiconductor chip 20 is mounted. On the semiconductor chip 20 are formed the plurality of electrodes 22. These electrodes 22 preferably have conductive projections (bumps) formed. The semiconductor chip 20 has the surface on which the electrodes 22 are formed positioned opposing the surface of the base material of the substrate 10 on which the leads 12 and film 14 are formed. At least one of the electrodes 22 is positioned on a part of one of the leads 12. If a land is formed on the lead 12, the electrode 22 is positioned on the land. The region of the surface of the semiconductor chip 20 on which the electrodes 22 are formed excluding the

electrodes 22 opposes all, a part, or at least a part of the film 14. Of the electrodes 22, at least one not being all may be positioned on the film 14.

The substrate 10 and semiconductor chip 20 are adhered with the adhesive 30. The adhesive 30 may have epoxy resin as its main constituent. The adhesive 30 may be insulating. Alternatively, the adhesive 30 may be an anisotropic conductive adhesive (ACA) containing dispersed conductive particles, such as an anisotropic conductive film (ACF) or anisotropic conductive paste (ACP). In that case, between the leads 12 formed on the base material of the substrate 10 and the electrodes 22 formed on the semiconductor chip 20, the conductive particles intervene, and provide an electrical connection between the two. Alternatively, the leads 12 and electrodes 22 may be directly bonded, and the substrate 10 and semiconductor chip 20 may be adhered with the adhesive 30. The surface of the semiconductor chip 20 on which the electrodes 22 are formed opposes the film 14. In this case, conductive projections are preferably formed on at least either of the electrodes 22 and the leads 12.

The adhesive 30 used here has a lower adhesion with the film 14 than with the base material of the substrate 10. Therefore, since the adhesive 30 has a high adhesion with the region of the base material of the substrate 10 in which the leads 12 and film 14 are not formed, it forms a strong bond between the substrate 10 and the semiconductor

chip 20. Since the adhesive 30 adheres to the leads 12 and film 14 with a low adhesive force, for reasons such as that the flowability is increased, voids and holes tend not to form on the surface of the leads 12 and film 14. As a result, the accumulation of moisture in voids and holes can be prevented, and the reliability can be increased.

This embodiment is constructed as described above, and the method of manufacture thereof is now described. First, on the base material of the substrate 10, the leads 12 and film 14 are formed. The leads 12 and film 14 can be formed in separate processes, but are preferable formed in the same process. For example, a conductive foil such as a metal foil can be formed on the base material of the substrate 10, and this can be etched to form the leads 12 and film 14 together.

The adhesive 30 is provided on at least either of the surface of the semiconductor chip 20 on which the electrodes 22 are provided and the surface of the base material of the substrate 10 on which the leads 12 and film 14 are formed. The adhesive 30 may be previously provided in a form of an adhesive tape. As the adhesive 30 can be used an anisotropic conductive material or anisotropic conductive film.

Next, the surface of the semiconductor chip 20 on which the electrodes 22 are provided and the surface of the base material of the substrate 10 on which the leads 12 and film 14 are formed are opposed. Then of the plurality of

electrodes 22 at least one or the totality, and of the plurality of leads 12 at least one or the totality are positioned. Furthermore, pressure is applied in the direction of making the gap between the semiconductor chip 20 and the substrate 10 narrower. When as the adhesive 30 is used an anisotropic conductive material having conductive particles within a resin, such as for example a solid anisotropic conductive film, then the conductive particles are squashed between the electrodes 22 and the leads 12, and pressure is applied until there is an electrical connection therebetween. This is fixed so that the two (the electrodes 22 and the leads 12) are in an electrically conductive state.

By means of the above process, a semiconductor device can be manufactured. According to this embodiment, since the semiconductor chip 20 and substrate 10 are adhered by the adhesive 30, bonding of both can be achieved simply, and moreover the electrical connection between the electrodes 22 and the leads 12 can be achieved. On the base material of the substrate 10, in the region opposing the surface of the semiconductor chip 20, the film 14 is formed with lower adhesion to the adhesive 30 than the base material of the substrate 10. As a result, on the surface of this film 14, holes and voids are less prone to occurrence, and a semiconductor device of high reliability can be manufactured.

Second Embodiment

Fig. 3 shows a second embodiment of a semiconductor device to which the present invention is applied, and Fig. 4 shows the substrate used in the semiconductor device shown in Fig. 3. This embodiment of the semiconductor device comprises a substrate 40, and the semiconductor chip 20 and adhesive 30 described in the first embodiment. The substrate 40 has a modified form of the film 14 of the substrate 10 described in the first embodiment, and otherwise the construction is the same as that of the substrate 10, for which reason description is omitted here.

The film 44 of the substrate 40 differs from the film 14 in having formed at least one opening 46. The opening 46 exposes the surface of the base material of the substrate 40, and in form may be circular, rectangular, polygonal, or the like. By forming the opening 46, in at least a part of the film 40 the surface of the base material of the substrate 40 is exposed, and the adhesive 30 enters the opening 46. By doing this, the region in which the adhesive 30 adheres to the substrate 40 is increased, and the adhesion force between the semiconductor chip 20 and the substrate 40 is increased. In particular, rather than forming a single large opening 46, it is preferable to form a plurality of relatively small openings 46 at a plurality of positions in the film 44. By doing this, the occurrence of holes and voids in the film 44 can be prevented, and a loss of adhesion force can be avoided. When forming the

opening 46 in the film 44, if the film 44 is formed thinly, for example in the range 8 to 12 μm, it is easy for the adhesive 30 to enter the opening 46, and thus for air to escape, and this is therefore preferable.

For the method of manufacture of this embodiment of the semiconductor device, the method described in the first embodiment can be applied. If a metal foil or conductive foil is etched to form the leads 12 and film 44, the opening 46 can be formed at the same time.

Third Embodiment

Fig. 5 shows a third embodiment of the semiconductor device to which the present invention is applied. This embodiment of the semiconductor device comprises a substrate 50, and the semiconductor chip 20 and adhesive 30 described in the first embodiment. The substrate 50 is the substrate 10 described in the first embodiment, in which through holes 52 are formed, and leads 54 are formed on the surface opposite to that of the leads 12, and since otherwise the construction is the same as that of the substrate 10, description is omitted here.

The through holes 52 are formed between some of the plurality of leads 12 formed on one surface of the base material of the substrate 50 and some of the plurality of leads 54 formed on the other surface of the base material of the substrate 50. Each of the through holes 52 is provided with a conductive material by plating of gold or

the like or by soldering, so that the leads 12 and 54 on both side of the substrate 50 are electrically connected. On the leads 54 formed on the other surface of the base material of the substrate 50 may be formed external electrodes 56 as solder balls or the like. Equally, without forming solder balls the leads 54 themselves may serve as external terminals. Otherwise for the construction and the method of manufacture may be applied the same construction and method of manufacture as in the first embodiment.

The presence of the film 14 means that the occurrence of warping of the substrate which could occur when the film 14 is not present on a flexible substrate such as for example a polyimide substrate can be limited. When the film 14 is not formed on the base material of the substrate, and particularly when the substrate is such as to have flexibility, then the problem of warping of the substrate itself occurs, but by the provision of the film 14 the excellence of strength can be maintained. In other words, by the adoption of the present construction whereby the generation of bubbles can be restricted, flatness can be adequately ensured on the surface on which the external terminals are formed. Therefore, the reliability in external connection can also be improved.

Fourth Embodiment

Fig. 6 shows a fourth embodiment of the substrate used in the semiconductor device to which the present

invention is applied. A substrate 110 has a film 114 having a modified form of the film 14 of the substrate 10 described in the first embodiment.

The substrate 110 has a plurality of leads 112 formed, and the film 114 is formed so as to be interleaved with the leads 112. For example, a pair of leads 112 are aligned parallel, and the film 114 is formed with a projection 116 entering therebetween. On the film 114 are formed a plurality of projections 116. The projections 116 and leads 12 are preferably formed with as large as possible a gap therebetween, and for example preferably there is a gap of approximately 25 μm to 50 μm. Otherwise the construction is the same as in the substrate 10, and description is omitted here. In this embodiment also, the benefit of the first embodiment can be achieved.

Fifth Embodiment

Fig. 7 shows a circuit board 1000 on which is mounted a fifth embodiment of the semiconductor device 1100 to which the present invention is applied. For the circuit board an organic substrate such as for example a glass epoxy substrate is commonly used. On the circuit board, is formed an interconnect pattern of for example copper formed into a desired circuit, and by the mechanical connection of this interconnect pattern to the external electrodes of the semiconductor device, the electrical conduction is achieved.

Sixth Embodiment

As an example of an electronic instrument to which the present invention is applied, Fig. 8 shows the substrate 10 on which the semiconductor chip 20 is mounted, with a liquid crystal panel 60 fitted. The semiconductor chip 20 is the driver for the liquid crystal panel 60.

Seventh Embodiment

Fig. 9 shows a seventh embodiment being an electronic instrument to which the present invention is applied. The electronic instrument shown in Fig. 9 is an LCD module, and includes a liquid crystal panel 120, a semiconductor chip 122, and a substrate 124. The semiconductor chip 122 includes the drive circuit for the liquid crystal panel 120. The present invention is applied to the adhesion construction of the semiconductor chip 122 and the substrate 124. The semiconductor chip 122 is mounted on the substrate 124 to constitute a semiconductor device. For the mounting of the semiconductor chip 122, COF (Chip On Film) is applied. As a result, the substrate 124 is a flexible film of thickness for example approximately 25 μm. Such a substrate 124 has, for example, a plurality of interconnect pattern elements formed by patterning on the film in a matrix form, to which those parts of the interconnect pattern not to be electrically connected have a resist provided, and individual elements of the interconnect pattern are formed by cutting out.

Fig. 10 shows details of the semiconductor device in this embodiment. On the substrate 124, a plurality of leads 126 and a film 128 are formed. The leads 126 are electrically connected to the liquid crystal panel 120.

Except for its shape, the description in the first embodiment also applies to the film 128. The film 128 is formed to avoid at least one (one or a plurality) of the leads 126. To the film 128 may be connected at least one (one or a plurality) of the leads 126.

The film 128 comprises a first portion disposed within the region of the surface of formation of electrodes 130 of the semiconductor chip 122, and a second portion projecting outside that region. In the first portion, the electrodes 130 of the semiconductor chip 122 (preferably bumps) may contact the film 128 and be electrically conductive therewith. In this case, the whole of the film 128 may be at ground potential (GND potential).

Alternatively, the first portion may be formed to avoid the electrodes 130. For example, when the first portion has formed concave portions to avoid the electrodes 130, the leads 126 may extend into the concave portions, and within the concave portions the electrodes 130 may be bonded to the leads 126.

Of the film 128, since the second portion projects outside from the surface of formation of the electrodes 130 of the semiconductor chip 122, bubbles generated within the adhesive adhering the semiconductor chip 122 and the

substrate 124 tend to be dispersed on the film 128 and released to the exterior.

The electronic instrument shown in Fig. 9 may have at least one electronic component 132 mounted. The method of manufacture of such an electronic instrument comprises a step of mounting the semiconductor chip 122 on the substrate 124, a step of mounting the electronic component 132, and a step of connecting the substrate 124 on which the semiconductor chip 122 is mounted to a liquid crystal display panel 120.

For the mounting of the semiconductor chip 122, face-down bonding using for example an anisotropic conductive material may be applied. For the mounting of the electronic component 132, SMT (Surface Mount Technology) may be applied, carrying out brazing or soldering through a reflow process. To reduce or eliminate contamination of the substrate 124, the brazing step is preferably carried out as late as possible in the process.

In all of the embodiments described above, the region in which the adhesive is disposed includes a region of low adhesion with the adhesive such as, for example the film or interconnect pattern, and a region of high adhesion with the adhesive such as the base material of the substrate. To limit the generation of holes and voids, it is sufficient to ensure that: area of region of low adhesion $\geqq$ area of region of high adhesion.

It should be noted that the above-described

"semiconductor chip" of the present invention may be replaced by "electronic element," and an electronic component can be manufactured by mounting an electronic element (whether an active element or a passive element) on the substrate in the same way as a semiconductor chip. As electronic components manufactured using such an electronic element may be cited, for example, optical elements, resistors, capacitors, coils, oscillators, filters, temperature sensors, thermistors, varistors, variable resistors, and fuses.

CLAIMS

1. A method of manufacture of a semiconductor device, comprising the steps of:

providing an adhesive between a surface of a semiconductor chip having a plurality of electrodes on which said electrodes are provided and a surface of a substrate having a plurality of leads formed on which said leads are formed;

positioning at least one of said plurality of electrodes to oppose at least one of said plurality of leads; and

applying pressure in a direction such as to make a gap between said semiconductor chip and said substrate narrower;

wherein on the surface of said substrate on which said leads are formed, in a region being at least part of a region of adherence of said semiconductor chip, a film is formed with a lower adhesion to said adhesive than a base material of said substrate.

2. The method of manufacture of a semiconductor device as defined in claim 1,

wherein said adhesive is formed of an anisotropic conductive material having conductive particles dispersed in an insulating material.

3. The method of manufacture of a semiconductor device as defined in claim 1,

wherein said leads and said film are formed by etching a conductive foil adhered to said base material of said substrate.

4. The method of manufacture of a semiconductor device as defined in claim 1,

wherein a conductive foil used when forming said leads is also used to form said film.

5. The method of manufacture of a semiconductor device as defined in claim 4,

wherein said film is formed simultaneously with said leads.

6. The method of manufacture of a semiconductor device as defined in claim 1,

wherein said electrodes are provided on an extremity of said surface of said semiconductor chip; and

wherein said film is formed in a region opposing a central part of said surface of said semiconductor chip.

7. The method of manufacture of a semiconductor device as defined in any of claims 1 to 6,

wherein said film is formed to spread two-dimensionally, with at least one opening exposing a surface

of said substrate.

8. The method of manufacture of a semiconductor device as defined in any of claims 1 to 6,

wherein said film is formed to project outside a region in which said semiconductor chip is adhered.

9. The method of manufacture of a semiconductor device as defined in any of claims 1 to 6,

wherein said film is formed to be symmetrical about a center point of a region in which said semiconductor chip is adhered.

10. The method of manufacture of a semiconductor device as defined in any of claims 1 to 6,

wherein said film is formed to avoid at least one of said leads.

11. The method of manufacture of a semiconductor device as defined in any of claims 1 to 6,

wherein a part of said film is formed in a position overlying said electrodes.

12. A semiconductor device comprising:

a semiconductor chip having a plurality of electrodes;

a substrate on which is formed a plurality of leads;

and

an adhesive provided between a surface of said semiconductor chip on which said electrodes are formed and a surface of said substrate on which said leads are formed, and adhering said semiconductor chip and said substrate,

wherein at least one of said plurality of electrodes and at least one of said plurality of leads are electrically connected; and

wherein on said substrate in a region including at least a part of a region opposing said semiconductor chip, a film is formed with a lower adhesion to said adhesive than a base material of said substrate.

13. The semiconductor device as defined in claim 12,

wherein said adhesive is formed of an anisotropic conductive material having conductive particles dispersed in an insulating material.

14. The semiconductor device as defined in claim 12,

wherein said leads and said film are formed of the same electrically conductive material.

15. The semiconductor device as defined in claim 12,

wherein said electrodes are provided at an extremity of said surface of said semiconductor chip; and

wherein said film is formed in a region opposing a central part of said surface of said semiconductor chip.

16. The semiconductor device as defined in any of claims 12 to 15,

wherein said film is formed to spread two-dimensionally, with at least one opening exposing a surface of said substrate.

17. The semiconductor device as defined in any of claims 12 to 15,

wherein said film is formed to project outside a region in which said semiconductor chip is adhered.

18. The semiconductor device as defined in any of claims 12 to 15,

wherein said film is formed to be symmetrical about a center point of a region in which said semiconductor chip is adhered.

19. The semiconductor device as defined in any of claims 12 to 15,

wherein said film is formed to avoid at least one of said leads.

20. The method of manufacture of a semiconductor device as defined in any of claims 12 to 15,

wherein a part of said film is formed in a position overlying said electrodes.

21. A circuit board on which is mounted the semiconductor device as defined in any of claims 12 to 15.

22. An electronic instrument having the semiconductor device as defined in any of claims 12 to 15.

ABSTRACT

A method of manufacture of a semiconductor device comprises a step of providing an adhesive (30) between a semiconductor chip (20) and a substrate (10), a step of positioning electrodes (22) and leads (12) to oppose each other, and a step of applying pressure in the direction of making the gap between the semiconductor chip (20) and substrate (10) narrower, and on the substrate (10), in a region opposing the surface of the semiconductor chip (20) and avoiding the leads (12), a film (14) is formed with lower adhesion with the adhesive (30) than the substrate (10).

FIG.1



FIG.2



FIG.3



FIG.4



FIG. 5



FIG. 6



FIG. 7



FIG. 8



FIG.9



FIG.10



Seiko Epson Ref. No.: F004802US00 Attorney's Ref. No.: 106386

Declaration and Power of Attorney For Patent Application

特許出願宣言書及び委任状

Japanese Language Declaration

日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は、下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

半導体装置及びその製造方法、回路基板並びに電子機器

SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE THEREOF, CIRCUIT BOARD, AND ELECTRONIC INSTRUMENT

上記発明の明細書（下記の欄で×印がついていない場合は、本書に添付）は、

the specification of which is attached hereto unless the following box is checked:

☒ 2000年6月23日に提出され、米国出願番号または特許協定条約 国際出願番号を 09/582,351 とし、（該当する場合） _____ に訂正されました。

☒ was filed on June 23, 2000 as United States Application Number or PCT International Application Number 09/582,351 and was amended on _____ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第３７編第１条５６項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Japanese Language Declaration
(日本語宣言書)

私は、米国法典第３５編１１９条（ａ）-（ｄ）項又は３６５条（ｂ）項に基き下記の、米国以外の国の少なくとも１ヶ国を指定している特許協力条約３６５条（ａ）項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、ボしています。

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s) 外国での先行出願			Priority Not Claimed 優先権主張なし
10-326184	Japan	October 30, 1998	☐
(Number) (番号)	(Country) (国名)	(Day/Month/Year Filed) (出願年月日)	
			☐
(Number) (番号)	(Country) (国名)	(Day/Month/Year Filed) (出願年月日)	

私は、第３５編米国法典１１９条（ｅ）項に基いて下記の米国特許出願規定に記載された権利をここに主張いたします。

I hereby claim the benefit under Title 35, United States Code, Section 119 (e) of any United States provisional application(s) listed below.

(Application No.) (出願番号)	(Filing Date) (出願日)	(Application No.) (出願番号)	(Filing Date) (出願日)

私は下記の米国法典第３５編１２０条に基いて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約３６５条（ｃ）に基づく権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第３５編１１２条第１項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願書提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第３７編１章５６項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365 (c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application:

PCT/JP99/05967	October 28, 1999	Pending
(Application No.) (出願番号)	(Filing Date) (出願日)	(Status: Patented, Pending, Abandoned) (現況：特許許可済、係属中、放棄済)
(Application No.) (出願番号)	(Filing Date) (出願日)	(Status: Patented, Pending, Abandoned) (現況：特許許可済、係属中、放棄済)

私は、私自身の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私が入手した情報と私の信じるところに基づく表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第１８編第１００１条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行なえば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

PTO/SB/106 (8-96)
Approved for use through 9/30/98 OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to collection of information unless it displays a valid OMB control number.

Japanese Language Declaration
(日本語宣言書)

委任状： 私は、下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。(弁理士、または代理人の氏名及び登録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. *(list name and registration number)*

James A. Oliff, (Reg. 27,075)
William P. Berridge, (Reg. 30,024)
Kirk M. Hudson, (Reg. 27,582)
Thomas J. Pardini, (Reg. 30,411)
Edward P. Walker, (Reg. 31,450)
Robert A. Miller, (Reg. 32,771)
Mario A. Costantino, (Reg. 33,565)
Caroline D. Dennison, (Reg. 34,494)

8

書類送付先： OLIFF & BERRIDGE, PLC P.O. Box 19928 Alexandria, Virginia 22320	Send Correspondence to: OLIFF & BERRIDGE, PLC P.O. Box 19928 Alexandria, Virginia 22320
直接電話連絡先： (名前及び電話番号) OLIFF & BERRIDGE, PLC (703) 836-6400	Direct Telephone Calls to: *(name and telephone number)* OLIFF & BERRIDGE, PLC (703) 836-6400
唯一または第一発明者名 中山 俊行	Full name of sole or first inventor Toshiyuki NAKAYAMA
発明者の署名 日付 中山 俊行 2000年 8月 7日	Inventor's signature Date Toshiyuki Nakayama August 7, 2000
住所 日本国. 長野県, 岡谷市	Residence Okaya-shi, Nagano-ken, Japan JPX
国籍 日本	Citizenship Japan
私書箱 392-8502 日本国長野県諏訪市大和3丁目3番5号 セイコーエプソン株式会社内	Post Office Address c/o Seiko Epson Corporation 3-5, Owa 3-chome, Suwa-shi, Nagano-ken 392-8502 Japan
第二共同発明者	Full name of second joint inventor, if any
第二共同発明者の署名 日付	Second inventor's signature Date
住所 日本国. _____, _____	Residence _____, _____, Japan
国籍 日本	Citizenship Japan
私書箱 392-8502 日本国長野県諏訪市大和3丁目3番5号 セイコーエプソン株式会社内	Post Office Address c/o Seiko Epson Corporation 3-5, Owa 3-chome, Suwa-shi, Nagano-ken 392-8502 Japan
(第三以降の共同発明者についても同様に記載し、署名をすること)	(Supply similar information and signature for third and subsequent joint inventors.)